


Fig.1







Fig.2

Fig.3






Fig. 4a




Fig. 4b

PROTOCOL CHANNEL MESSAGES


62	60	58	56	54	52	50	48	46	44	42	40	38	36	34	32
R	L3 PORT BITMAP														

Fig.6

SIDE BAND CHANNEL MESSAGES

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
OPCODE			DEST PORT / DESTINATION DEV ID			SRC PORT			DATA LEN			E	EC ODE	COS	C
ADDRESS															
DATA															

Fig.7
PRIOR ART






Fig.8

Fig.9




Fig.10





Fig.11

LINE 0 →	FC LC BC/MC Cpy_cnt (5b) Cell_length (7b) CRC (2b) NC_header (16b) Src Count (6) IPX IP Time_Stamp (14b) O bits (2b) P NextCellLen(2b) CpuOpcode(4b) Cell_data (0-9B)
LINE 1 →	Cell_data (10-27) Bytes
LINE 2 →	Cell_data (28-45) Bytes
LINE 3 →	Cell_data (46-63) Bytes

Fig.12



The diagram illustrates a packet scheduling system architecture. At the top, an R-CHANNEL (77) provides input to the RCIF (131). The RCIF feeds into a TRANSACTION FIFO WITH 8 COS PRIORITY Qs (132), which contains entries labeled PID_N+X, PID_N+1, and PID_N. A box above this FIFO specifies fields G/L, JP, NP, [19:0] GPID/CPID. The output of the transaction FIFO goes to a SCHEDULER (134), which receives input from a COS MANAGER (133). The scheduler outputs to a PACKET FIFO (139), containing entries CPID_M+Y and CPID_M+1. An APF (135) also feeds into the PACKET FIFO. From the PACKET FIFO, data flows to a TCU (137) and an MRU (136). The TCU connects to a MAC_TX_FIFO (140), which leads to TX_MAC (141). The MRU connects to an UNTAG UNIT (138). A CMC (79) is connected to the PACKET FIFO and an MRU (136). The CMC also connects to a CBP (50). Signals include NXT_CELL_ACK and NXT_CELL_REQ between the TCU and MRU.

77

76

RCIF

TRANSACTION
FIFO WITH 8
COS \rightarrow
PRIORITY Qs

COS
MANAGER

SCHEDULER

PACKET FIFO

APF

135

MAC_TX_FIFO

TX_MAC

140

NXT_CELL_REQ

NXT_CELL_ACK

G/L, JP, NP, [19:0] GPID/CPID

CELL_DATA @
POINTER CPID_M+Y

CBP

50

CMC

79

MRU

LINT

UNTAG UNIT

138

Fig.14




Fig.15




Fig.16





Fig.17

FFP PROGRAMMING FLOW CHART






Fig.18




Fig.19

Field	Header	Size	Offset For Ethernet II Untagged	Offset For Ethernet II Tagged	Offset For SNAP Untagged	Offset For SNAP Tagged
Destination Mac Address	Mac	6 Bytes	0	0	0	0
Source Mac Address	Mac	6 Bytes	6	6	6	6
Protocol Type	Mac	2 Bytes	12	16	20	24
Destination SAP	802.3	1 Byte	NA	NA	14	18
Source SAP	802.3	1 Byte	NA	NA	15	19
802.1p Priority	Mac	3 bits	NA	14	NA	14
VLAN Id	Mac	12 bits	NA	14+4b	NA	14+4b
TOS Precedence	IP	3 bits	15	19	23	27
Differentiated Services	IP	6 bits	15	19	23	27
Source IP Address	IP	4 Bytes	26	30	34	38
Destination IP Address	IP	4 Bytes	30	34	38	42
Protocol	IP	1 Byte	23	27	31	35
Source Port	TCP/ UDP	2 Bytes	34	38	42	46
Destination Port	TCP/ UDP	2 Bytes	36	40	44	48
TCP Control Flags (For aligning on Byte boundary 2 bits of reserved bits preceding this field is included)	TCP	1 Byte	47	51	55	59
Data at Offset 1	NA	8 Bytes	Data Offset1 From Start of IP / IPX Header	Data Offset1 From Start of IP / IPX Header	Data Offset1 From Start of IP / IPX Header	Data Offset1 From Start of IP / IPX Header
Data at Offset 2	NA	8 Bytes	Data Offset2 From Start of IP / IPX Header	Data Offset2 From Start of IP / IPX Header	Data Offset2 From Start of IP / IPX Header	Data Offset2 From Start of IP / IPX Header
Data at Offset 3	NA	8 Bytes	Data Offset3 From Start of IP / IPX Header	Data Offset3 From Start of IP / IPX Header	Data Offset3 From Start of IP / IPX Header	Data Offset3 From Start of IP / IPX Header
Data at Offset 4	NA	8 Bytes	Data Offset4 From Start of IP / IPX Header	Data Offset4 From Start of IP / IPX Header	Data Offset4 From Start of IP / IPX Header	Data Offset4 From Start of IP / IPX Header

Fig. 20

Filter Mask Format:

Filter Enable (1b)	Counter (5b)	Rem Port (1b)	Output Mod (5b)	Output Port (6b)	TOS Prec (3b)		Diff Serv (6b)		802.1p Prior (3b)	
NMA Enb (1b)	No Match Action (10b)	Data Offset 4 (7b)	Data Offset 3 (7b)	Data Offset 2 (7b)	Data Offset 1 (7b)	Ingress Port Mask (6b)	Egress ModId Mask (5b)	Egress Port Mask (6b)		
Field Mask										

Fig.21a**Field Mask Format:**

Dest Mac addr (6B)	Src Mac addr (6B)	Prot type (2B)	Dest SAP (1B)	Src SAP (1B)	802.1 P Prio (3b)	Vlan Id (12b)	TOS Prec (3b)	Diff Serv (6b)	Src IP addr (4B)	Dest IP addr (4B)	Prot IP- (1B)	Src Port (2B)	Dest Port (2B)
TCP Cntr Flags (1B)		Data 1 (8B)		Data 2 (8B)		Data 3 (8B)		Data 4 (8B)					

Fig.21b




Fig.22

Counter (5b)	Output Mod (5b)	Output Port (6b)	TOS_ P (3b)	Diff Services (6b)	802.1p Priority (3b)	Actions (11b)	Filter Select (3b)	Ingress Port (6b)	Egrs Mod (5b)	Egrs Port (6b)	Filter Value (512b)

Fig.23

30	28	26	24	22	20	18	16	14	12	10	8	6	4	2	0
Source IP Address															
Multicast IP Address															
r	L3 Port Bitmap														
L3 Module Bitmap															
Unused											TTL Threshold		Source Port		

Fig.24




Fig.25




Fig.26

Fig.27a





Fig.27b







Fig.28

Fig. 29



COS Queue (3b)	C P F	NCA (2b)	802.1p Priority (3b)	Rate Counter (8b)	Rate Counter Threshold (8b)	Rate Discard Threshold (8b)	New Code Point (6b)	New COS Queue (3b)	New 802.1 Priority (3b)
----------------------	-------------	-------------	----------------------------	-------------------------	--------------------------------------	--------------------------------------	------------------------------	-----------------------------	----------------------------------

Fig.30

Offset Field	Offset 1	Offset 2	Offset 3	Offset 4
000	0-15	16-31	32-47	48-63
001	8-23	24-39	40-55	56-71
010	16-31	32-47	48-63	64-79
011	24-39	40-55	56-71	72-87
100	32-47	48-63	64-79	80-95
101	40-55	56-71	72-87	88-103
110	48-63	64-79	80-95	96-111
111	56-71	72-87	88-103	104-119

Fig.31




Fig.32




Fig.33




Fig.34




Fig.35




Fig.36




Fig. 37




Fig.38




Fig.39

21 Fig.40a

address	entry
31	AF
30	AE
29	AD
28	AC
27	AB
26	AA
25	Z
24	Y
23	X
22	W
21	V
20	U
19	T
18	S
17	R
16	Q
15	P
14	O
13	N
12	M
11	L
10	K
9	J
8	I
7	H
6	G
5	F
4	E
3	D
2	C
1	B
0	A




Fig.40b 21

21 Fig.41a

address	entry
31	NN
30	MM
29	LL
28	KK
27	JJ
26	GH
25	CF
24	CC
23	BE
22	BD
21	BC
20	BA
19	AC
18	AB
17	AA
16	Y
15	X
14	V
13	T
12	S
11	R
10	Q
9	N
8	M
7	L
6	K
5	J
4	G
3	E
2	D
1	C
0	B

211

212

address	entry	address	entry
30	MM	31	NN
28	KK	29	LL
26	GH	27	JJ
24	CC	25	CF
22	BD	23	BE
20	BA	21	BC
18	AB	19	AC
16	Y	17	AA
14	V	15	X
12	S	13	T
10	Q	11	R
8	M	9	N
6	K	7	L
4	G	5	J
2	D	3	E
0	B	1	C

Fig.41b




Fig.42




Fig.43




Fig.44




Fig.45




Fig.46

43-1




Fig.47